

CLAIM AMENDMENTS

1.34. (Cancelled)

35. (New) A method usable with a computer, comprising:
in response to the computer being in a first predetermined sleep state in which the computer remains powered up, providing a logic signal to activate a bleed circuit so that the bleed circuit conducts a current from a supply voltage plane in response to a back-driven voltage on the supply voltage plane to restrict a magnitude of the voltage; and
in response to the computer being in a second state other than the first predetermined sleep state, removing the logic signal to de-activate the bleed circuit.

36. (New) The method of claim 35, wherein the second state comprises a higher power state than the first predetermined sleep state.

37. (New) The method of claim 35, wherein the second state comprises another sleep state.

38. (New) The method of claim 35, wherein the first predetermined sleep state comprises a state within a range of predetermined sleep states.

39. (New) The method of claim 38, wherein the range of predetermined sleep states comprises the lowest power sleep states of the computer.

40. (New) The method of claim 35, wherein the back-driven voltage is produced by a powered peripheral coupled to the computer.

41. (New) The method of claim 35, wherein the bleed circuit comprises a transistor having a current controlled path coupled to the supply voltage plane and a terminal to control the path in response to the logic signal.

42. (New) An apparatus comprising:
a bleed circuit coupled to a supply voltage plane; and
logic to activate the bleed circuit in response to a predetermined sleep state of a computer
so that the bleed circuit conducts a current from the supply voltage plane in response to a back-
driven voltage on the supply voltage plane to restrict a magnitude of the voltage.

43. (New) The apparatus of claim 42, wherein the bleed circuit comprises a transistor
having a current controlled path coupled to the supply voltage plane and a terminal to control the
path in response to the logic signal.

44. (New) The apparatus of claim 42 wherein the logic de-activates the bleed circuit
in response to a state of the computer other than said predetermined sleep state.

45. (New) The apparatus of claim 44, wherein said state of the computer other than
said predetermined sleep state comprises a higher power state than said predetermined sleep
state.

46. (New) The apparatus of claim 42, wherein the logic activates the bleed circuit in
response to the predetermined sleep state being one of a plurality of sleep states in which the
computer remains turned on.

47. (New) The apparatus of claim 42, wherein the back-driven voltage comprises a
voltage generated by a powered peripheral coupled to the computer.

48. (New) A computer system comprising:
a supply voltage plane;
a voltage regulator coupled to the supply voltage plane to not provide power to the supply voltage plane during a predetermined sleep state of the computer system in which the computer system remains turned on and provide power to the supply voltage plane during a second state other than the first predetermined sleep state;
a bleed circuit coupled to the supply voltage plane; and
logic to activate the bleed circuit in response to the first predetermined sleep state so that the bleed circuit conducts a current from the supply voltage plane in response to a back-driven voltage on the supply voltage plane to restrict a magnitude of the voltage.
49. (New) The apparatus of claim 48, wherein the bleed circuit comprises a transistor having a current controlled path coupled to the supply voltage plane and a terminal to control the path in response to the logic signal.
50. (New) The apparatus of claim 48, wherein the logic de-activates the bleed circuit in response to the second state.
51. (New) The apparatus of claim 48, wherein the second state comprises a higher power state than the first predetermined sleep state.
52. (New) The apparatus of claim 48, wherein the logic activates the bleed circuit in response to the first predetermined sleep state being one of a plurality of sleep states in which the computer remains turned on.
53. (New) The apparatus of claim 48, wherein the back-driven voltage comprises a voltage generated by a powered peripheral coupled to the computer.